Part Number Hot Search : 
AD22304 PCF85 FFM102 154K0 BR86D CJF6107 MC100LV 82537070
Product Description
Full Text Search
 

To Download MCP6231-EP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ? 2004 microchip technology inc. ds21881b-page 1 mcp6231/2 features ? gain bandwidth product: 300 khz (typ.)  supply current: i q = 20 a (typ.)  supply voltage: 1.8v to 5.5v  rail-to-rail input/output  extended temperature range: -40c to +125c  available in 5-pin sc-70 and sot-23 packages applications  automotive  portable equipment  transimpedance amplifiers  analog filters  notebooks and pdas  battery-powered systems available tools spice macro models (at www.microchip.com) filterlab ? software (at www.microchip.com) typical application description the microchip technology inc. mcp6231/2 opera- tional amplifiers (op amps) provide wide bandwidth for the quiescent current. the mcp6231/2 family has a 300 khz gain bandwidth product (gbwp) and 65 (typ.) phase margin. this family operates from a single supply voltage as low as 1.8v, while drawing 20 a (typ.) quiescent current. in addition, the mcp6231/2 family supports rail-to-rail input and output swing, with a common mode input voltage range of v dd +300mv to v ss ? 300 mv. these op amps are designed in one of microchip?s advanced cmos processes. package types mcp6231 v out v in2 ? + v in1 r g2 r g1 r f r z v dd r x r y summing amplifier circuit 4 mcp6231 1 2 3 ? + 5 v dd v in ? v out v ss v in + sot-23-5 4 1 2 3 + 5 v dd v out v ss mcp6231r sot-23-5 4 1 2 3 ? + 5 v ss v in ? v out v dd v in + mcp6231u sc-70-5, sot-23-5 4 1 2 3 ? + 5 v dd v out v in + v ss v in ? v in + v in ? mcp6231 v ss v dd v out 1 2 3 4 8 7 6 5 ? + nc nc nc pdip, soic, msop mcp6232 pdip, soic, msop 1 2 3 4 8 7 6 5 - + - + a b v ina _ v ina + v ss v outa v outb v dd v inb _ v inb + 20 a, 300 khz rail-to-rail op amp
mcp6231/2 ds21881b-page 2 ? 2004 microchip technology inc. 1.0 electrical characteristics absolute maximum ratings ? v dd - v ss .........................................................................7.0v all inputs and outputs ................... v ss ? 0.3v to v dd + 0.3v difference input voltage ...................................... |v dd ? v ss | output short circuit current ..................................continuous current at input pins ....................................................2 ma current at output and supply pins ............................30 ma storage temperature....................................?65c to +150c maximum junction temperature (t j ) .......................... +150c esd protection on all pins (hbm;mm) ............... 4 kv; 400v ? notice: stresses above those listed under ?maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this sp ecification is not implied. exposure to maximum rating conditions for extended periods may affect device reliability. pin function table dc electrical specifications name function v in +, v ina +, v inb + non-inverting input v in ?, v ina ?, v inb ? inverting input v dd positive power supply v ss negative power supply v out , v outa , v outb output electrical characteristics : unless otherwise indicated, t a = +25c, v dd = +1.8v to +5.5v, v ss = gnd, v cm = v dd /2, r l = 100 k ? to v dd /2 and v out v dd /2. parameters sym min typ max units conditions input offset input offset voltage v os ?5.0 ? +5.0 mv v cm = v ss extended temperature v os ?7.0 ? +7.0 mv t a = ?40c to +125c (note) input offset drift with temperature ? v os / ? t a ?3.0?v/ct a = ?40c to +125c, v cm = v ss power supply rejection psrr ? 83 ? db v cm = v ss input bias current and impedance input bias current: i b ? 1.0 ? pa at temperature i b ?20?pat a = +85c at temperature i b ? 1100 ? pa t a = +125c input offset current i os ? 1.0 ? pa common mode input impedance z cm ?10 13 ||6 ? ? ||pf differential input impedance z diff ?10 13 ||3 ? ? ||pf common mode common mode input range v cmr v ss ? 0.3 ? v dd + 0.3 v common mode rejection ratio cmrr 61 75 ? db v cm = ?0.3v to 5.3v, v dd = 5v open-loop gain dc open-loop gain (large signal) a ol 90 110 ? db v out = 0.3v to v dd ? 0.3v, v cm =v ss output maximum output voltage swing v ol , v oh v ss + 35 ? v dd ? 35 mv r l =10 k ?, 0.5v output overdrive output short-circuit current i sc ?6?mav dd = 1.8v i sc ?23?mav dd = 5.5v power supply supply voltage v dd 1.8 ? 5.5 v quiescent current per amplifier i q 10 20 30 a i o = 0, v cm = v dd ? 0.5v note: the sc-70 package is only tested at +25c.
? 2004 microchip technology inc. ds21881b-page 3 mcp6231/2 ac electrical specifications temperature specifications electrical characteristics: unless otherwise indicated, t a = +25c, v dd = +1.8 to 5.5v, v ss = gnd, v cm = v dd /2, v out v dd /2, r l = 100 k ? to v dd /2 and c l = 60 pf. parameters sym min typ max units conditions ac response gain bandwidth product gbwp ? 300 ? khz phase margin pm ? 65 ? g = +1 slew rate sr ? 0.10 ? v/s noise input noise voltage e ni ? 6.0 ? vp-p f = 0.1 hz to 10 hz input noise voltage density e ni ?52?nv/ hz f = 1 khz input noise current density i ni ?0.6?fa/ hz f = 1 khz electrical characteristics: unless otherwise indicated, v dd = +1.8v to +5.5v and v ss = gnd. parameters sym min typ max units conditions temperature ranges extended temperature range t a ?40 ? +125 c operating temperature range t a ?40 ? +125 c note storage temperature range t a ?65 ? +150 c thermal package resistances thermal resistance, 5l-sc70 ja ? 331 ? c/w thermal resistance, 5l-sot-23 ja ? 256 ? c/w thermal resistance, 8l-pdip ja ?85?c/w thermal resistance, 8l-soic ja ?163?c/w thermal resistance, 8l-msop ja ?206?c/w note: the internal junction temperature (t j ) must not exceed the absolute maximum specification of +150c.
mcp6231/2 ds21881b-page 4 ? 2004 microchip technology inc. 2.0 typical performance curves note: unless otherwise indicated, t a = +25c, v dd = +1.8v to +5.5v, v ss = gnd, v cm = v dd /2, v out v dd /2, r l = 100 k ? to v dd /2 and c l = 60 pf. figure 2-1: input offset voltage. figure 2-2: psrr, cmrr vs. frequency. figure 2-3: input bias current at +85c. figure 2-4: cmrr, psrr vs. ambient temperature. figure 2-5: open-loop gain, phase vs. frequency. figure 2-6: input bias current at +125c. note: the graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. the performance characteristics listed herein are not tested or guaranteed. in some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range. 0% 2% 4% 6% 8% 10% 12% 14% 16% 18% 20% -5 -4 -3 -2 -1 0 1 2 3 4 5 input offset voltage (mv) percentage of occurrences 630 samples v cm = v ss 20 30 40 50 60 70 80 90 100 1.e+01 1.e+02 1.e+0 3 1 .e+04 1.e+05 frequency (hz) psrr, cmrr (db) 10 1k 10k 100k 100 v dd = 5.0v psrr+ psrr- cmrr 0% 2% 4% 6% 8% 10% 12% 14% 16% 18% 20% 22% 0 6 12 18 24 30 36 42 input bias current (pa) percentage of occurrences 630 samples v cm = v ss t a = +85c 70 75 80 85 90 -50-25 0 255075100125 ambient temperature (c) cmrr, psrr (db) psrr (v cm = v ss ) cmrr (v cm = -0.3 v to +5.3 v) v dd = 5.0v -20 0 20 40 60 80 100 120 1 .e-01 1.e+00 1.e+0 1 1.e+02 1.e+0 3 1.e+04 1.e+05 1 .e+06 1.e+07 frequency (hz) open-loop gain (db) -210 -180 -150 -120 -90 -60 -30 0 open-loop phase () r l = 100.0 k ? v dd = 5.0v v cm = v dd /2 0.1 1 10 100 1k 10k 100k 1m 10m gain phase 0% 5% 10% 15% 20% 25% 30% 0.0 0.2 0.3 0.5 0.6 0.8 0.9 1.1 1.2 1.4 1.5 1.7 1.8 2.0 input bias current (na) percentage of occurrences 632 samples v cm = v ss t a = +125c
? 2004 microchip technology inc. ds21881b-page 5 mcp6231/2 note: unless otherwise indicated, t a = +25c, v dd = +1.8v to +5.5v, v ss = gnd, v cm = v dd /2, v out v dd /2, r l = 100 k ? to v dd /2 and c l = 60 pf. figure 2-7: input noise voltage density vs. frequency. figure 2-8: input offset voltage vs. common mode input voltage at v dd = 1.8v. figure 2-9: input offset voltage vs. common mode input voltage at v dd = 5.5v. figure 2-10: input offset voltage drift. figure 2-11: input offset voltage vs. output voltage. figure 2-12: output short-circuit current vs. ambient temperature. 10 100 1,000 1 .e-01 1.e+0 0 1.e+01 1.e+02 1 .e+03 1.e+04 1.e+05 frequency (hz) input noise voltage density (nv/ hz) 0.1 100 1k 10k 100k 10 1 150 250 350 450 550 -0.4 -0.2 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 common mode input voltage (v) input offset voltage (v) v dd = 1.8 v t a = +125c t a = +85c t a = +25c t a = -40c -300 -200 -100 0 100 200 300 -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 common mode input voltage (v) input offset voltage (v) v dd = 5.5 v t a = +125c t a = +85c t a = +25c t a = -40c 0% 2% 4% 6% 8% 10% 12% 14% 16% 18% 20% -12 -10 -8 -6 -4 -2 0 2 4 6 8 10 12 input offset voltage drift (v/c) percentage of occurrences 628 samples v cm = v ss t a = -40c to +125c -300 -250 -200 -150 -100 -50 0 50 100 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 output voltage (v) input offset voltage (v) v dd = 1.8 v v cm = v ss v dd = 5.5 v -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 30 0.00.51.01.52.02.53.03.54.04.55.05.5 power supply voltage (v) short circuit current (ma) t a = +125c t a = +85c t a = +25c t a = -40c +i sc -i sc
mcp6231/2 ds21881b-page 6 ? 2004 microchip technology inc. note: unless otherwise indicated, t a = +25c, v dd = +1.8v to +5.5v, v ss = gnd, v cm = v dd /2, v out v dd /2, r l = 100 k ? to v dd /2 and c l = 60 pf. figure 2-13: slew rate vs. ambient temperature. figure 2-14: output voltage headroom vs. output current magnitude. figure 2-15: output voltage swing vs. frequency. figure 2-16: small signal non-inverting pulse response. figure 2-17: large signal non-inverting pulse response. figure 2-18: quiescent current vs. power supply voltage. 0.05 0.10 0.15 0.20 0.25 0.30 -50 -25 0 25 50 75 100 125 ambient temperature (c) slew rate (v/s) falling edge, v dd = 5.5 v rising edge, v dd = 5.5 v rising edge, v dd = 1.8 v falling edge, v dd = 1.8 v 1 10 100 1,000 0.0001 0.001 0.01 0.1 1 10 output current magnitude (a) output voltage headroom (mv) v dd -v oh 10 10m 1m 100 v ol -v ss 1 0.1 0.1 1 10 1000 10000 100000 100000 0 frequency (hz) output voltage swing (v p-p ) v dd = 5.5 v 1k 10k 100k 1m v dd = 1.8 v -40.00 -20.00 0.00 20.00 40.00 60.00 80.00 100.00 120.00 -9.e+00 1.e+00 1.e+01 2.e+01 3.e+01 time (1 s/div) output voltage (20 mv/div) g=+1v/v r l =10k ? 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 -2.e+01 0.e+00 2.e+01 4.e+01 6.e+01 8.e+01 1.e+02 1.e+02 1.e+02 time (20 s/div) output voltage (v) g=+1v/v 0 5 10 15 20 25 30 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 power supply voltage (v) quiescent current per amplifier (a) v cm = v dd - 0.5 t a = +125c t a = +85c t a = +25c t a = -40c
? 2004 microchip technology inc. ds21881b-page 7 mcp6231/2 3.0 application information the mcp6231/2 family of op amps is manufactured using microchip?s state-of-the-art cmos process and is specifically designed for low-cost, low-power and general-purpose applications. the low supply voltage, low quiescent current and wide bandwidth makes the mcp6231/2 ideal for battery-powered applications. 3.1 rail-to-rail input the mcp6231/2 op amps are designed to prevent phase reversal when the input pins exceed the supply voltages. figure 3-1 shows the input voltage exceeding the supply voltage without any phase reversal. figure 3-1: the mcp6231/2 show no phase reversal. the input stage of the mcp6231/2 op amps use two differential input stages in parallel. one operates at low common mode input voltage (v cm ) and the other at high v cm . with this topology, the device operates with v cm up to 300 mv above v dd and 300 mv below v ss . the input offset voltage is measured at v cm =v ss ? 300 mv and v dd + 300 mv to ensure proper operation. input voltages that exceed the input voltage range (v ss ? 0.3v to v dd + 0.3v at 25c) can cause excessive current to flow into or out of the input pins. current beyond 2 ma can cause reliability problems. applications that exceed this rating must be externally limited with a resistor, as shown in figure 3-2. figure 3-2: input current-limiting resistor (r in ). 3.2 rail-to-rail output the output voltage range of the mcp6231/2 op amps is v dd ?35mv (min.) and v ss + 35 mv (max.) when r l =10k ? is connected to v dd /2 and v dd = 5.5v. refer to figure 2-14 for more information. 3.3 capacitive loads driving large capacitive loads can cause stability problems for voltage feedback op amps. as the load capacitance increases, the feedback loop?s phase margin decreases and the closed-loop bandwidth is reduced. this produces gain peaking in the frequency response, with overshoot and ringing in the step response. a unity-gain buffer (g = +1) is the most sensitive to capacitive loads, but all gains show the same general behavior. when driving large capacitive loads with these op amps (e.g., > 100 pf when g = +1), a small series resistor at the output (r iso in figure 3-3) improves the feedback loop?s phase margin (stability) by making the output load resistive at higher frequencies. it does not, however, improve the bandwidth. figure 3-3: output resistor, r iso stabilizes large capacitive loads. figure 3-4 gives recommended r iso values for different capacitive loads and gains. the x-axis is the normalized load capacitance (c l /g n ), where g n is the circuit?s noise gain. for non-inverting gains, g n and the gain are equal. for inverting gains, g n is 1 + |gain| (e.g., ?1 v/v gives g n = +2 v/v). -1 0 1 2 3 4 5 6 0.e+00 1.e+00 2 .e+00 3.e+00 4.e+00 5.e+00 6 .e+00 7.e+00 8.e+00 9.e+0 0 1.e+01 time (1 ms/div) input, output voltages (v) v dd = 5.0v g = +2 v/v v in v out r in v ss minimum expected v in () ? 2 ma --------------------------------------------------------------------------- - r in maximum expected v in () v dd ? 2 ma ------------------------------------------------------------------------------ - v in r in v out mcp623x ? + v in r iso v out mcp623x c l ? +
mcp6231/2 ds21881b-page 8 ? 2004 microchip technology inc. figure 3-4: recommended r iso values for capactive loads. after selecting r iso for your circuit, double-check the resulting frequency response peaking and step response overshoot. evaluation on the bench and simulations with the mcp6231/2 spice macro model are very helpful. modify r iso ?s value until the response is reasonable. 3.4 supply bypass with this op amp, the power supply pin (v dd for single-supply) should have a local bypass capacitor (i.e., 0.01 f to 0.1 f) within 2 mm for good high- frequency performance. it also needs a bulk capacitor (i.e., 1 f or larger) within 100 mm to provide large, slow currents. this bulk capacitor can be shared with other parts. 3.5 pcb surface leakage in applications where low input bias current is critical, printed circuit board (pcb) surface leakage effects need to be considered. surface leakage is caused by humidity, dust or other contamination on the board. under low humidity conditions, a typical resistance between nearby traces is 10 12 ? . a 5v difference would cause 5 pa, if current-to-flow. this is greater than the mcp6231/2 family?s bias current at 25c (1 pa, typ). the easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). the guard ring is biased at the same voltage as the sensitive pin. an example of this type of layout is shown in figure 3-5. figure 3-5: example guard ring layout for inverting gain. 1. non-inverting gain and unity-gain buffer: a. connect the non-inverting pin (v in +) to the input with a wire that does not touch the pcb surface. b. connect the guard ring to the inverting input pin (v in ?). this biases the guard ring to the common mode input voltage. 2. inverting and transimpedance gain amplifiers (convert current to voltage, such as photo detectors): a. connect the guard ring to the non-inverting input pin (v in +). this biases the guard ring to the same reference voltage as the op amp (e.g., v dd /2 or ground). b. connect the inverting pin (v in ?) to the input with a wire that does not touch the pcb surface. 1.e+02 1.e+03 1.e+04 1.e+01 1.e+02 1.e+03 1.e+04 normalized load capacitance; c l /g n (f) recommended r iso ( ) 10p 100p 1n 10n 10k 1k 100 g n = 1 v/v g n = 2 v/v g n 4 v/v guard ring v ss v in ?v in +
? 2004 microchip technology inc. ds21881b-page 9 mcp6231/2 4.0 application circuits 4.1 matching the impedance at the inputs to minimize the effect of input bias current in an amplifier circuit (this is important for very high source- impedance applications, such as ph meters and transimpedance amplifiers), the impedance at both inverting and non-inverting inputs needs to be matched. this is done by choosing the circuit resistor values so that the total resistance at each input is the same. figure 4-1 shows a summing amplifier circuit. figure 4-1: summing amplifier circuit. to match the inputs, set all voltage sources to ground and calculate the total resistance at the input nodes. in this summing amplifier circuit, the resistance at the inverting input is calculated by setting v in1 , v in2 and v out to ground. in this case, r g1 , r g2 and r f are in parallel. the total resistance at the inverting input is: at the non-inverting input, v dd is the only voltage source. when v dd is set to ground, both r x and r y are in parallel. the total resistance at the non-inverting input is: to minimize output offset voltage and increase circuit accuracy, the resistor values need to meet the conditions: 4.2 compensating for the parasitic capacitance in analog circuit design, the pcb parasitic capacitance can compromise the circuit behavior; figure 4-2 shows a typical scenario. if the input of an amplifier sees parasitic capacitance of several picofarad (c para , which includes the common mode capacitance of 6 pf, typical), and large r f and r g , the frequency response of the circuit will include a zero. this parasitic zero introduces gain peaking and can cause circuit instability. figure 4-2: effect of parasitic capacitance at the input. one solution is to use smaller resistor values to push the zero to a higher frequency. another solution is to compensate by introducing a pole at the point at which the zero occurs. this can be done by adding c f in parallel with the feedback resistor (r f ). c f needs to be selected so that the ratio c para :c f is equal to the ratio of r f :r g . mcp623x v out v in2 ? + v in1 r g2 r g1 r f r z v dd r x r y r vin - 1 1 r g1 --------- 1 r g2 --------- 1 r f ------ ++ ?? ?? --------------------------------------------- = where: r vin ? = total resistance at the inverting input r vin + 1 1 r x ------ 1 r y ----- - + ?? ?? ------------------------- r z + = where: r vin + = total resistance at the inverting input r vin + r vin - = v out c f v dc + ? v ac r g r f c para c f c para r g r f ------ - ? = mcp623x
mcp6231/2 ds21881b-page 10 ? 2004 microchip technology inc. 5.0 design tools microchip provides the basic design tools needed for the mcp6231/2 family of op amps. 5.1 spice macro model the latest spice macro model for the mcp6231/2 op amps is available on our web site at www.microchip.com. this model is intended to be an initial design tool that works well in the op amp?s linear region of operation at room temperature. see the model file for information on its capabilities. bench testing is a very important part of any design and cannot be replaced with simulations. also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves. 5.2 filterlab ? software the filterlab software is an innovative tool that simpli- fies analog active-filter (using op amps) design. available free of charge from our web site at www.microchip.com, the filterlab software active-filter design tool provides full schematic diagrams of the filter circuit with component values. it also outputs the filter circuit in spice format, which can be used with the macro model to simulate actual filter performance.
? 2004 microchip technology inc. ds21881b-page 11 mcp6231/2 6.0 packaging information 6.1 package marking information legend: xx...x customer specific information* yy year code (last 2 digits of calendar year) ww week code (week of january 1 is week ?01?) nnn alphanumeric traceability code note : in the event the full microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information. * standard marking consists of microchip part number, year code, week code, traceability code (facility code, mask rev#, and assembly code). for marking beyond this, certain price adders apply. please check with your microchip sales office. 5-lead sc-70 (mcp6231u only) example: 1 23 5 4 5-lead sot-23 example: xxnn 1 23 5 4 aa07 xnn yww asn 418 device code mcp6231 bcnn mcp6231 r bdnn mcp6231 u benn note: applies to 5-lead sot-23. xxxxxxxx xxxxxnnn yyww 8-lead pdip (300 mil) example : 8-lead soic (150 mil) example : xxxxxxxx xxxxyyww nnn mcp6232 e/p256 0418 mcp6232 e/sn0418 256 8-lead msop example : xxxxxx ywwnnn 6232e 418256
mcp6231/2 ds21881b-page 12 ? 2004 microchip technology inc. 5-lead small outline transistor package (sc-70) 0.30 0.15 .012 .006 b lead width 0.18 0.10 .007 .004 c lead thickness 0.30 0.10 .012 .004 l foot length 2.20 1.80 .087 .071 d overall length 1.35 1.15 .053 .045 e1 molded package width 2.40 1.80 .094 .071 e overall width 0.10 0.00 .004 .000 a1 standoff 1.00 0.80 .039 .031 a2 molded package thickness 1.10 0.80 .043 .031 a overall height 0.65 (bsc) .026 (bsc) p pitch 5 5 n number of pins max nom min max nom min dimension limits millimeters* inches units exceed .005" (0.127mm) per side. dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not notes: jeita (eiaj) standard: sc-70 drawing no. c04-061 *controlling parameter l e1 e c d 1 b p a2 a1 a q1 top of molded pkg to lead shoulder q1 .004 .016 0.10 0.40 n
? 2004 microchip technology inc. ds21881b-page 13 mcp6231/2 5-lead plastic small outline transistor (ot) (sot23) 10 5 0 10 5 0 mold draft angle bottom 10 5 0 10 5 0 mold draft angle top 0.50 0.43 0.35 .020 .017 .014 b lead width 0.20 0.15 0.09 .008 .006 .004 c lead thickness 10 5 0 10 5 0 foot angle 0.55 0.45 0.35 .022 .018 .014 l foot length 3.10 2.95 2.80 .122 .116 .110 d overall length 1.75 1.63 1.50 .069 .064 .059 e1 molded package width 3.00 2.80 2.60 .118 .110 .102 e overall width 0.15 0.08 0.00 .006 .003 .000 a1 standoff 1.30 1.10 0.90 .051 .043 .035 a2 molded package thickness 1.45 1.18 0.90 .057 .046 .035 a overall height 1.90 .075 p1 outside lead pitch (basic) 0.95 .038 p pitch 5 5 n number of pins max nom min max nom min dimension limits millimeters inches* units 1 p d b n e e1 l c a2 a a1 p1 exceed .005" (0.127mm) per side. dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not notes: eiaj equivalent: sc-74a drawing no. c04-091 *controlling parameter
mcp6231/2 ds21881b-page 14 ? 2004 microchip technology inc. 8-lead plastic micro small outline package (ms) (msop) d a a1 l c (f) a2 e1 e p b n 1 2 dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not .037 ref f footprint (reference) exceed .010" (0.254mm) per side. notes: drawing no. c04-111 *controlling parameter mold draft angle top mold draft angle bottom foot angle lead width lead thickness c b .003 .009 .006 .012 dimension limits overall height molded package thickness molded package width overall length foot length standoff overall width number of pins pitch a l e1 d a1 e a2 .016 .024 .118 bsc .118 bsc .000 .030 .193 typ. .033 min p n units .026 bsc nom 8 inches 0.95 ref - - .009 .016 0.08 0.22 0 0.23 0.40 8 millimeters* 0.65 bsc 0.85 3.00 bsc 3.00 bsc 0.60 4.90 bsc .043 .031 .037 .006 0.40 0.00 0.75 min max nom 1.10 0.80 0.15 0.95 max 8 -- - 15 5 - 15 5 - jedec equivalent: mo-187 0 - 8 5 5 - - 15 15 - - - -
? 2004 microchip technology inc. ds21881b-page 15 mcp6231/2 8-lead plastic dual in-line (p) ? 300 mil (pdip) b1 b a1 a l a2 p e eb c e1 n d 1 2 units inches* millimeters dimension limits min nom max min nom max number of pins n 88 pitch p .100 2.54 top to seating plane a .140 .155 .170 3.56 3.94 4.32 molded package thickness a2 .115 .130 .145 2.92 3.30 3.68 base to seating plane a1 .015 0.38 shoulder to shoulder width e .300 .313 .325 7.62 7.94 8.26 molded package width e1 .240 .250 .260 6.10 6.35 6.60 overall length d .360 .373 .385 9.14 9.46 9.78 tip to seating plane l .125 .130 .135 3.18 3.30 3.43 lead thickness c .008 .012 .015 0.20 0.29 0.38 upper lead width b1 .045 .058 .070 1.14 1.46 1.78 lower lead width b .014 .018 .022 0.36 0.46 0.56 overall row spacing eb .310 .370 .430 7.87 9.40 10.92 mold draft angle top 51015 51015 mold draft angle bottom 51015 51015 * controlling parameter notes: dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed jedec equivalent: ms-001 drawing no. c04-018 .010? (0.254mm) per side. significant characteristic
mcp6231/2 ds21881b-page 16 ? 2004 microchip technology inc. 8-lead plastic small outline (sn) ? narrow, 150 mil (soic) foot angle 048048 15 12 0 15 12 0 mold draft angle bottom 15 12 0 15 12 0 mold draft angle top 0.51 0.42 0.33 .020 .017 .013 b lead width 0.25 0.23 0.20 .010 .009 .008 c lead thickness 0.76 0.62 0.48 .030 .025 .019 l foot length 0.51 0.38 0.25 .020 .015 .010 h chamfer distance 5.00 4.90 4.80 .197 .193 .189 d overall length 3.99 3.91 3.71 .157 .154 .146 e1 molded package width 6.20 6.02 5.79 .244 .237 .228 e overall width 0.25 0.18 0.10 .010 .007 .004 a1 standoff 1.55 1.42 1.32 .061 .056 .052 a2 molded package thickness 1.75 1.55 1.35 .069 .061 .053 a overall height 1.27 .050 p pitch 8 8 n number of pins max nom min max nom min dimension limits millimeters inches* units 2 1 d n p b e e1 h l c 45 a2 a a1 * controlling parameter notes: dimensions d and e1 do not include mold flash or protrusions. mold flash or protrusions shall not exceed .010? (0.254mm) per side. jedec equivalent: ms-012 drawing no. c04-057 significant characteristic
? 2004 microchip technology inc. ds21881b-page 17 mcp6231/2 product identification system to order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office . sales and support device: mcp6231: single op amp (msop, pdip, soic) mcp6231t: single op amp (tape and reel) (sot-23) mcp6231rt: single op amp (tape and reel) (sot-23) mcp6231ut: single op amp (tape and reel) (sc-70, sot-23) mcp6232: dual op amp (msop, pdip, soic) mcp6232t: dual op amp (tape and reel) temperature range: e = -40c to +125c package: lt = plastic package (sc-70), 5-lead (mcp6231u only) ms = plastic micro small outline (msop), 8-lead p = plastic dip (300 mil body), 8-lead ot = plastic small outline transistor (sot-23), 5-lead (mcp6231, mcp6231r, mcp6231u) sn = plastic soic, (150 mil body), 8-lead part no. - x /xx package temperature range device examples: a) mcp6231-e/sn: extended temp., 8ld soic pkg. b) mcp6231-e/ms: extended temp., 8ld msop pkg. c) mcp6231-e/p: extended temp., 8ld pdip pkg. d) mcp6231rt-e/ot: tape and reel, extended temp., 5ld sot-23 pkg e) mcp6231ut-e/ot: tape and reel, extended temp., 5ld sot-23 pkg. f) mcp6231ut-e/lt: tape and reel, extended temp., 5ld sc-70 pkg. g) mcp6231t-e/ot: tape and reel, extended temp., 5ld sot-23 pkg. a) mcp6232-e/sn: extended temp., 8ld soic pkg. b) mcp6232-e/ms: extended temp., 8ld msop pkg. c) mcp6232-e/p: extended temp., 8ld pdip pkg. d) mcp6232t-e/sn: tape and reel, extended temp., soic pkg. x tape and reel alternate pinout and/or data sheets products supported by a preliminary data sheet may have an errata sheet describing minor operational differences and recommended workarounds. to determine if an errata sheet exists for a particular device, please contact one of the following: 1. your local microchip sales office 2. the microchip corporate literature center u.s. fax: (480) 792-7277 3. the microchip worldwide site (www.microchip.com) please specify which device, revision of silicon and data sheet (include literature #) you are using. customer notification system register on our web site (www.microchip.com/cn) to receive the most current information on our products.
mcp6231/2 ds21881b-page 18 ? 2004 microchip technology inc. notes:
? 2004 microchip technology inc. ds21881b-page 19 information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. it is your responsibility to ensure that your application m eets with your specifications. no representation or warranty is given and no liability is assumed by microchip technol ogy incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. use of micr ochip?s products as critical components in life support syst ems is not authorized except with express written approval by microchip. no licenses are conveyed, implicitly or ot herwise, under any intellectual property rights. trademarks the microchip name and logo, the microchip logo, accuron, dspic, k ee l oq , micro id , mplab, pic, picmicro, picstart, pro mate, powersmart, rfpic, and smartshunt are registered trademarks of microchip technology incorporated in the u.s.a. and other countries. amplab, filterlab, mxdev, mxlab, picmaster, seeval, smartsensor and the embedded control solutions company are registered trademarks of microchip technology incorporated in the u.s.a. analog-for-the-digital age, app lication maestro, dspicdem, dspicdem.net, dspicworks, ecan, economonitor, fansense, flexrom, fuzzylab, in-circuit serial programming, icsp, icepic, migratable memory, mpasm, mplib, mplink, mpsim, pickit, picdem, picdem.net, piclab, pictail, powercal, powerinfo, powermate, powertool, rflab, rfpicdem, select mode, smart serial, smarttel and total endurance ar e trademarks of microchip technology incorporated in the u.s.a. and other countries. sqtp is a service mark of mi crochip technology incorporated in the u.s.a. all other trademarks mentioned herein are property of their respective companies. ? 2004, microchip technology incorporated, printed in the u.s.a., all rights reserved. printed on recycled paper. note the following details of the code protection feature on microchip devices:  microchip products meet the specification cont ained in their particular microchip data sheet.  microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the intended manner and under normal conditions.  there are dishonest and possibly illegal methods used to breach the code protection feature. all of these methods, to our knowledge, require using the microchip produc ts in a manner outside the operating specif ications contained in microchip?s data sheets. most likely, the person doing so is engaged in theft of intellectual property.  microchip is willing to work with the customer who is concerned about the integrity of their code.  neither microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. code protection does not mean that we are guaranteeing the product as ?unbreakable.? code protection is constantly evolving. we at microchip are co mmitted to continuously improvin g the code protection features of our products. attempts to break microchip?s code protection feature may be a violation of the digital millennium copyright act. if such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that act. microchip received iso/ts-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in chandler and tempe, arizona and mountain view, california in october 2003. the company?s quality system processes and procedures are for its picmicro ? 8-bit mcus, k ee l oq ? code hopping devices, serial eeproms, microperipherals, nonvolatile memory and analog products. in addition, microchip?s quality system for the design and manufacture of development systems is iso 9001:2000 certified.
ds21881b-page 20 ? 2004 microchip technology inc. americas corporate office 2355 west chandler blvd. chandler, az 85224-6199 tel: 480-792-7200 fax: 480-792-7277 technical support: 480-792-7627 web address: www.microchip.com atlanta alpharetta, ga 30022 tel: 770-640-0034 fax: 770-640-0307 boston westford, ma 01886 tel: 978-692-3848 fax: 978-692-3821 chicago itasca, il 60143 tel: 630-285-0071 fax: 630-285-0075 dallas addison plaza addison, tx 75001 tel: 972-818-7423 fax: 972-818-2924 detroit tri-atria office building farmington hills, mi 48334 tel: 248-538-2250 fax: 248-538-2260 kokomo kokomo, in 46902 tel: 765-864-8360 fax: 765-864-8387 los angeles mission viejo, ca 92691 tel: 949-462-9523 fax: 949-462-9608 san jose mountain view, ca 94043 tel: 650-215-1444 fax: 650-961-0286 toronto mississauga, ontario l4v 1x5, canada tel: 905-673-0699 fax: 905-673-6509 asia/pacific australia microchip technology australia pty ltd sydney, australia tel: 61-2-9868-6733 fax: 61-2-9868-6755 china - beijing wan tai bei hai bldg. beijing, 100027, china tel: 86-10-85282100 fax: 86-10-85282104 china - chengdu ming xing financial tower chengdu 610016, china tel: 86-28-86766200 fax: 86-28-86766599 china - fuzhou world trade plaza fuzhou 350001, china tel: 86-591-7503506 fax: 86-591-7503521 china - hong kong sar metroplaza kwai fong, n.t., hong kong tel: 852-2401-1200 fax: 852-2401-3431 china - shanghai far east international plaza shanghai, 200051 tel: 86-21-6275-5700 fax: 86-21-6275-5060 china - shenzhen united plaza shenzhen 518033, china tel: 86-755-82901380 fax: 86-755-8295-1393 china - shunde foshan city, guangdong 528303, china tel: 86-757-28395507 fax: 86-757-28395571 china - qingdao fullhope plaza, qingdao 266071, china tel: 86-532-5027355 fax: 86-532-5027205 india divyasree chambers bangalore, 560 025, india tel: 91-80-22290061 fax: 91-80-22290062 india international trade tower new delhi, 110019, india tel: +91-11-5160-8632 fax: +91-11-5160-8632 japan yokohama, kanagawa, 222-0033, japan tel: 81-45-471- 6166 fax: 81-45-471-6122 korea samsung-dong, kangnam-ku seoul, korea 135-882 tel: 82-2-554-7200 fax: 82-2-558-5932 or 82-2-558-5934 singapore singapore, 188980 tel: 65-6334-8870 fax: 65-6334-8850 taiwan kaohsiung branch kaohsiung 806, taiwan tel: 886-7-536-4816 fax: 886-7-536-4817 taiwan taiwan branch taipei city, 104, taiwan tel: 886-2-2500-6610 fax: 886-2-2508-0102 taiwan taiwan branch hsinchu city 300, taiwan tel: 886-3-572-9526 fax: 886-3-572-6459 europe austria austria tel: 43-7242-2244-399 fax: 43-7242-2244-393 denmark regus business centre ballerup dk-2750 denmark tel: 45-4420-9895 fax: 45-4420-9910 france 91300 massy, france tel: 33-1-69-53-63-20 fax: 33-1-69-30-90-79 germany d-85737 ismaning, germany tel: 49-89-627-144-0 fax: 49-89-627-144-44 italy milan, italy tel: 39-0331-742611 fax: 39-0331-466781 netherlands nl-5152 jr, drunen, netherlands tel: 31-416-690399 fax: 31-416-690340 united kingdom wokingham berkshire, england rg41 5tu tel: 44-118-921-5869 fax: 44-118-921-5820 08/16/04 w orldwide s ales and s ervice


▲Up To Search▲   

 
Price & Availability of MCP6231-EP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X